

Simultaneous Sampling Dual 250 kSPS 12-Bit ADC

AD7862

FEATURES

Two Fast 12-Bit ADCs Four Input Channels Simultaneous Sampling & Conversion 4 μ s Throughput Time Single Supply Operation Selection of Input Ranges: ± 10 V for AD7862-10 ± 2.5 V for AD7862-3 0 V to 2.5 V for AD7862-2 High Speed Parallel Interface Low Power, 60 mW typ Power Saving Mode, 50 μ W typ Overvoltage Protection on Analog Inputs 14-Bit Pin Compatible Upgrade (AD7863)

APPLICATIONS

AC Motor Control Uninterrupted Power Supplies Data Acquisition Systems Communications

GENERAL DESCRIPTION

The AD7862 is a high speed, low power, dual 12-bit A/D converter that operates from a single +5 V supply. The part contains two 4 μ s successive approximation ADCs, two track/ hold amplifiers, an internal +2.5 V reference and a high speed parallel interface. There are four analog inputs that are grouped into two channels (A & B) selected by the A0 input. Each channel has two inputs (V_{A1} & V_{A2} or V_{B1} & V_{B2}) that can be sampled and converted simultaneously thus preserving the relative phase information of the signals on both analog inputs. The part accepts an analog input range of ±10 V (AD7862-10), ±2.5 V (AD7862-3) and 0–2.5 V (AD7862-2). Overvoltage protection on the analog inputs for the part allows the input voltage to go to ±17 V, ±7 V or +7 V, respectively, without causing damage.


A single conversion start signal ($\overline{\text{CONVST}}$) places both track/ holds into hold simultaneously and initiates conversion on both inputs. The BUSY signal indicates the end of conversion, and at this time the conversion results for both channels are available to be read. The first read after a conversion accesses the result from V_{A1} or V_{B1}, while the second read accesses the result from V_{A2} or V_{B2}, depending on whether the multiplexer select A0 is low or high, respectively. Data is read from the part via a 12-bit parallel data bus with standard $\overline{\text{CS}}$ and $\overline{\text{RD}}$ signals.

In addition to the traditional dc accuracy specifications such as linearity, full-scale and offset errors, the part is also specified for dynamic performance parameters including harmonic distortion and signal-to-noise ratio.

REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

FUNCTIONAL BLOCK DIAGRAM



The AD7862 is fabricated in Analog Devices' Linear Compatible CMOS (LC²MOS) process, a mixed technology process that combines precision bipolar circuits with low power CMOS logic. It is available in 28-lead SSOP, SOIC and DIP.

PRODUCT HIGHLIGHTS

- 1. The AD7862 features two complete ADC functions allowing simultaneous sampling and conversion of two channels. Each ADC has a 2-channel input mux. The conversion result for both channels is available 3.6 µs after initiating conversion.
- 2. The AD7862 operates from a single +5 V supply and consumes 60 mW typ. The automatic power-down mode, where the part goes into power down once conversion is complete and "wakes up" before the next conversion cycle, makes the AD7862 ideal for battery-powered or portable applications.
- 3. The part offers a high speed parallel interface for easy connection to microprocessors, microcontrollers and digital signal processors.
- 4. The part is offered in three versions with different analog input ranges. The AD7862-10 offers the standard industrial input range of ± 10 V; the AD7862-3 offers the common signal processing input range of ± 2.5 V; while the AD7862-2 can be used in unipolar 0 V ± 2.5 V applications.
- 5. The part features very tight aperture delay matching between the two input sample-and-hold amplifiers.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 World Wide Web Site: http://www.analog.com Fax: 617/326-8703 © Analog Devices, Inc., 1996

Parameter	A Version ¹	B Version	S Version	Units	Test Conditions/Comments
SAMPLE AND HOLD					
-3 dB Small Signal Bandwidth	3	3	3	MHz typ	
Aperture Delay	20	20	20	ns typ	
Aperture Jitter	100	100	100	ps typ	
Aperture Delay Matching	200	200	200	ps typ	
DYNAMIC PERFORMANCE ² Signal to (Noise+Distortion) Ratio ³					$f_{IN} = 100.0 \text{ kHz}, f_S = 250 \text{ kSPS}$
@ +25°C	70	71	70	dB min	
\overline{T}_{MIN} to T_{MAX}	70	70	70	dB min	
Total Harmonic Distortion ³	-78	-78	-78	dB max	
Peak Harmonic or Spurious Noise ³	-85	-85	-85	dB typ	
Intermodulation Distortion ³					fa = 49 kHz, fb = 50 kHz
2nd Order Terms	-85	-85	-85	dB typ	
3rd Order Terms	-85	-85	-85	dB typ	
Channel to Channel Isolation ³	-80	-80	-80	dB max	$f_{IN} = 100 \text{ kHz}$ Sine Wave
DC ACCURACY					Any Channel
Resolution	12	12	12	Bits	
Minimum Resolution for which					
No Missing Codes are Guaranteed	12	12	12	Bits	
Relative Accuracy ³	±1	±1	±1	LSB max	Typically 0.4 LSB
Differential Nonlinearity ³	±1	±1	±1	LSB max	
Positive Gain Error ³	± 4	±3	± 4	LSB max	
Positive Gain Error Match ³ AD7862-10	4	3	4	LSB max	
Negative Gain Error ³	± 4	±3	± 4	LSB max	
Bipolar Zero Error	± 4	± 3	± 4	LSB max	
Bipolar Zero Error Match	$\begin{vmatrix} \pm 1 \\ 4 \end{vmatrix}$	3	4	LSB max	
AD7862-3	1	5	1	LOD Mux	
Negative Gain Error ³	± 4	±3	± 4	LSB max	
Bipolar Zero Error	± 4	±3	± 4	LSB max	
Bipolar Zero Error Match	4	3	4	LSB max	
AD7862-2 Unipolar Offset Error	+4	+3	+4	LSB max	
Unipolar Offset Error Match	4	3.5	4	LSB max	
ANALOG INPUTS					
AD7862-10					
Input Voltage Range	±10	±10	± 10	Volts	Input
Input Resistance	24	24	24	$k\Omega$ min	
AD7862-3					
Input Voltage Range	±2.5	±2.5	±2.5	Volts	Input
Input Resistance	6	6	6	kΩ min	
AD7862-2					
Input Voltage Range	+2.5	+2.5	+2.5	Volts	Input
Input Current	500	500	500	nA max	
REFERENCE INPUT/OUTPUT					
REF IN Input Voltage Range	2.375/2.625	2.375/2.625	2.375/2.625	V min/V max	$ 2.5 V \pm 5\%$
REF IN Input Capacitance ⁴	10	10	10	pF max	
REF OUT Output Voltage	2.5	2.5	2.5	V nom	
REF OUT Error @ +25°C	± 10 + 25	± 10 + 25	± 10 ± 25	mV max	
REF OUT Error T_{MIN} to T_{MAX}	±25	±25	±25	mV max	
REF OUT Temperature Coefficient REF OUT Output Impedance	25 2	25 2	25 2	$ppm/^{\circ}C$ typ $k\Omega$ nom	
	<u> </u>	4	4	Na2 110111	
LOGIC INPUTS	24	24	2.4	Vmin	$V_{} = 5 V + 5\%$
Input High Voltage, V _{INH}	2.4	2.4	2.4	V min V may	$V_{DD} = 5 V \pm 5\%$ $V_{} = 5 V \pm 5\%$
Input Low Voltage, V _{INL}	0.8 + 10	0.8 + 10	0.8 + 10	V max	$V_{\rm DD} = 5 \text{ V} \pm 5\%$
Input Current, I _{IN} Input Capacitance, C _{IN} ⁴	$\begin{array}{c} \pm 10 \\ 10 \end{array}$	±10 10	± 10 10	μA max	
mout Gabacitance, Givi	110	10	10	pF max	

Parameter	A Version ¹	B Version	S Version	Units	Test Conditions/Comments
LOGIC OUTPUTS					
Output High Voltage, V _{OH}	4.0	4.0	4.0	V min	$I_{SOURCE} = 200 \ \mu A$
Output Low Voltage, V _{OL} DB11-DB0	0.4	0.4	0.4	V max	$I_{SINK} = 1.6 \text{ mA}$
Floating-State Leakage Current	±10	±10	±10	µA max	
Floating-State Capacitance ⁴ Output Coding	10	10	10	pF max	
AD7862-10, AD7862-3					Twos Complement
AD7863-2					Straight (Natural) Binary
CONVERSION RATE					
Conversion Time	3.6	3.6	3.6	µs max	For Both Channels
Track/Hold Acquisition Time ^{2, 3}	0.3	0.3	0.3	µs max	
POWER REQUIREMENTS					
V _{DD}	+5	+5	+5	V nom	$\pm 5\%$ for Specified Performance
I _{DD}					
Normal Mode	15	15	15	mA max	
Standby Mode	25	25	25	μA max	Logic Inputs = $0 \text{ V or } V_{DD}$
Power Dissipation					
Normal Mode	75	75	75	mW max	Typically 60 mW
Standby Mode	125	125	125	µW max	Typically 75 μW

NOTES

¹Temperature ranges are as follows: A, B Versions: -40°C to +85°C; S Version: -55°C to +125°C.

² Performance measured through full channel (multiplexer, SHA and ADC). ³See Terminology.

ABSOLUTE MAXIMUM RATINGS*

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$

(1 _A - +25°C unless otherwise hoted)
V_{DD} to AGND
V_{DD} to DGND
AGND to DGND ±0.3 V
Analog Input Voltage to AGND
AD7862-10 ±17 V
AD7862-3 ±7 V
AD7862-2 +7 V
Reference Input Voltage to AGND \dots -0.3 V to V _{DD} + 0.3 V
Digital Input Voltage to DGND \dots -0.3 V to V _{DD} + 0.3 V
Digital Output Voltage to DGND \dots -0.3 V to V _{DD} + 0.3 V
Operating Temperature Range
Commercial (A, B Version) $\dots -40^{\circ}$ C to $+85^{\circ}$ C
Extended (S Version)
Storage Temperature Range
Junction Temperature +150°C
Plastic DIP Package, Power Dissipation 670 mW
θ_{JA} Thermal Impedance 116°C/W

⁴Sample tested @ +25°C to ensure compliance.

Specifications subject to change without notice.

Lead Temperature, (Soldering 10 sec) +260°C
Ceramic DIP Package, Power Dissipation 670 mW
θ_{JA} Thermal Impedance 116°C/W
Lead Temperature, (Soldering 10 sec) +260°C
SOIC Package, Power Dissipation 450 mW
θ_{JA} Thermal Impedance 110°C/W
Lead Temperature, Soldering
Vapor Phase (60 sec) +215°C
Infrared (15 sec) +220°C
SSOP Package, Power Dissipation 450 mW
θ_{IA} Thermal Impedance 110°C/W
Lead Temperature, Soldering
Vapor Phase (60 sec) +215°C
Infrared (15 sec) +220°C

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Model	Input	Relative	Temperature	Package	Package
	Input	Accuracy	Range	Description	Option
AD7862AR-10 AD7862BR-10 AD7862ARS-10 AD7862AN-10 AD7862SQ-10	$\begin{array}{c} \pm 10 \text{ V} \\ \pm 10 \text{ V} \end{array}$	±1 LSB ±1 LSB ±1 LSB ±1 LSB ±1 LSB ±1 LSB	-40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +85°C -55°C to +125°C	28-Bit Small Outline Package 28-Bit Small Outline Package 28-Bit Shrink Small Outline Package 28-Bit Plastic DIP 28-Bit Cerdip	R-28 R-28 RS-28 N-28 Q-28
AD7862AR-3 AD7862BR-3 AD7862ARS-3 AD7862AN-3	$\pm 2.5 V$ $\pm 2.5 V$ $\pm 2.5 V$ $\pm 2.5 V$ $\pm 2.5 V$	±1 LSB ±1 LSB ±1 LSB ±1 LSB	-40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +85°C	28-Bit Small Outline Package 28-Bit Small Outline Package 28-Bit Shrink Small Outline Package 28-Plastic DIP	R-28 R-28 RS-28 N-28
AD7862AR-2	0 V to 2.5 V	±1 LSB	-40°C to +85°C	28-Bit Small Outline Package	R-28
AD7862ARS-2	0 V to 2.5 V	±1 LSB	-40°C to +85°C	28-Bit Shrink Small Outline Package	RS-28

ORDERING GUIDE

TIMING CHARACTERISTICS^{1, 2} ($V_{DD} = +5 V \pm 5\%$, AGND = DGND = 0 V, REF = Internal. All Specifications T_{MIN} to T_{MAX} unless otherwise noted.)

Parameter	A, B Versions	S Version	Units	Test Conditions/Comments
t _{CONV}	3.6	3.6	µs max	Conversion Time
t _{ACQ}	0.3	0.3	us max	Acquisition Time
Parallel Interface				
t ₁	0	0	ns min	$\overline{\text{CS}}$ to $\overline{\text{RD}}$ Setup Time
t ₂	0	0	ns min	$\overline{\text{CS}}$ to $\overline{\text{RD}}$ Hold Time
t ₃	35	45	ns min	CONVST Pulse Width
t_4	35	45	ns min	Read Pulse Width
t_{5}^{3}	12	12	ns min	Data Access Time After Falling Edge of \overline{RD}
	60	70	ns max	
t_{6}^{4}	5	5	ns min	Bus Relinquish Time After Rising Edge of \overline{RD}
	30	40	ns max	
t ₇	40	40	ns min	Time Between Consecutive Reads

NOTES

¹Sample tested at $+25^{\circ}$ C to ensure compliance. All input signals are measured with tr = tf = 1 ns (10% to 90% of +5 V) and timed from a voltage level of +1.6 V. ² See Figure 1.

 3 Measured with the load circuit of Figure 2 and defined as the time required for an output to cross 0.8 V or 2.0 V.

⁴These times are derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the true bus relinquish times of the part and as such are independent of external bus loading capacitances.

Specifications subject to change without notice.




Figure 1. Timing Diagram




Figure 2. Load Circuit for Access Time and Bus Relinquish Time

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7862 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN FUNCTION DESCRIPTION

Pin	Mnemonic	Description
1	NC	No Connect
2	DB11	Data Bit 11 (MSB). Three-state TTL output. Output coding is twos complement for the AD7862-10 and AD7862-3. Output coding is straight (natural) binary for the AD7862-2.
3–6	DB10–DB7	Data Bit 10 to Data Bit 7. Three-state TTL outputs.
7	DGND	Digital Ground. Ground reference for digital circuitry.
8	CONVST	Convert Start Input. Logic Input. A high to low transition on this input puts both track/holds into their hold mode and starts conversion on both channels.
9–15	DB6–DB0	Data Bit 6 to Data Bit 0. Three-state TTL outputs.
16	AGND	Analog Ground. Ground reference for mux, track/hold, reference and DAC circuitry.
17	V _{B2}	Input Number 2 of Channel B. Analog Input voltage ranges of ± 10 V (AD7862-10), ± 2.5 V (AD7862-3) and 0 V–2.5 V (AD7862-2).
18	V _{A2}	Input Number 2 of Channel A. Analog Input voltage ranges of ± 10 V (AD7862-10), ± 2.5 V (AD7862-3) and 0 V–2.5 V (AD7862-2).
19	VREF	Reference Input/Output. This pin is connected to the internal reference through a series resistor and is the output reference source for the analog-to-digital converter. The nominal reference voltage is 2.5 V, and this appears at the pin.
20	A0	Multiplexer Select. This input is used in conjunction with $\overline{\text{RD}}$ and $\overline{\text{CS}}$ low to enable the data outputs. With A0 logic low, one read after a conversion will read the data from each of the ADCs in the sequence, V_{A1} , V_{A2} , and a subsequent read, when A0 goes high, reads the data from V_{B1} , V_{B2} .
21	CS	Chip Select Input. Active low logic input. The device is selected when this input is active.
22	RD	Read Input. Active low logic input. This input is used in conjunction with A0 and \overline{CS} low to enable the data outputs. With A0 logic low, one read after a conversion will read the data from each of the ADCs in the sequence, V_{A1} , V_{A2} , and a subsequent read, when A0 goes high, reads the data from V_{B1} , V_{B2} .
23	BUSY	Busy Output. The busy output is triggered high by the falling edge of CONVST and remains high until conversion is completed.
24	VDD	Analog and Digital Positive Supply Voltage, $+5.0 \text{ V} \pm 5\%$.
25	V _{A1}	Input Number 1 of Channel A. Analog Input voltage ranges of ± 10 V (AD7862-10), ± 2.5 V (AD7862-3) and 0 V–2.5 V (AD7862-2).
26	V _{B1}	Input Number 1 of Channel B. Analog Input voltage ranges of ± 10 V (AD7862-10), ± 2.5 V (AD7862-3) and 0 V–2.5 V (AD7862-2).
27	AGND	Analog Ground. Ground reference for mux, track/hold, reference and DAC circuitry.
28	NC	No Connect

PIN CONFIGURATION

NC 1 DB11 2 DB10 3 DB9 4 DB8 5 DB7 6 DGND 7 CONVST 8 DB6 9 DB5 10 DB4 11 DB3 12 DB2 13 DB1 14	• AD7862 TOP VIEW (Not to Scale)	28 27 26 25 24 23 22 21 20 19 18 17 16 15	NC AGND VB1 VDD BUSY RD CS A0 VREF VA2 VB2 AGND DB0
NC = NO CONNECT			

TERMINOLOGY

Signal to (Noise + Distortion) Ratio

This is the measured ratio of signal to (noise + distortion) at the output of the A/D converter. The signal is the rms amplitude of the fundamental. Noise is the rms sum of all nonfundamental signals up to half the sampling frequency ($f_s/2$), excluding dc. The ratio is dependent upon the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise. The theoretical signal to (noise + distortion) ratio for an ideal N-bit converter with a sine wave input is given by:

Signal to (Noise + Distortion) = (6.02 N + 1.76) dB

Thus for a 12-bit converter, this is 74 dB.

Total Harmonic Distortion

Total harmonic distortion (THD) is the ratio of the rms sum of harmonics to the fundamental. For the AD7862 it is defined as:

$$THD(dB) = 20 \log \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2}}{V_1}$$

where V_1 is the rms amplitude of the fundamental and V_2 , V_3 , V_4 and V_5 are the rms amplitudes of the second through the fifth harmonics.

Peak Harmonic or Spurious Noise

Peak harmonic or spurious noise is defined as the ratio of the rms value of the next largest component in the ADC output spectrum (up to $f_S/2$ and excluding dc) to the rms value of the fundamental. Normally, the value of this specification is determined by the largest harmonic in the spectrum, but for parts where the harmonics are buried in the noise floor, it will be a noise peak.

Intermodulation Distortion

With inputs consisting of sine waves at two frequencies, fa and fb, any active device with nonlinearities will create distortion products at sum and difference frequencies of mfa \pm nfb where m, n = 0, 1, 2, 3, etc. Intermodulation terms are those for which neither *m* nor *n* are equal to zero. For example, the second order terms include (fa + fb) and (fa - fb), while the third order terms include (2 fa + fb), (2 fa - fb), (fa + 2 fb) and (fa - 2 fb).

The AD7862 is tested using the CCIF standard where two input frequencies near the top end of the input bandwidth are used. In this case, the second and third order terms are of different significance. The second order terms are usually distanced in frequency from the original sine waves, while the third order terms are usually at a frequency close to the input frequencies. As a result, the second and third order terms are specified separately. The calculation of the intermodulation distortion is as per the THD specification where it is the ratio of the rms sum of the individual distortion products to the rms amplitude of the fundamental expressed in dBs.

Channel-to-Channel Isolation

Channel-to-Channel isolation is a measure of the level of crosstalk between channels. It is measured by applying a fullscale 100 kHz sine wave signal to each of the four inputs individually. These, in turn, are individually referenced to the other three channels whose inputs are grounded, and the ADC output is measured to determine the level of crosstalk from the other channel. The figure given is the worst case across all four channels.

Relative Accuracy

Relative accuracy or endpoint nonlinearity is the maximum deviation from a straight line passing through the endpoints of the ADC transfer function.

Differential Nonlinearity

This is the difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC.

Positive Full-Scale Error

This is the deviation of the last code transition $(01 \dots 110 \text{ to } 01 \dots 111)$ from the ideal $4 \times \text{VREF} - 3/2 \text{ LSB}$ (AD7862-10 $\pm 10 \text{ V}$ range) or VREF - 3/2 LSB (AD7862-3, $\pm 2.5 \text{ V}$ range) after the Bipolar Offset Error has been adjusted out.

Positive Full-Scale Error (AD7862-2, 0 V to 2.5 V)

This is the deviation of the last code transition $(01 \dots 110 \text{ to } 01 \dots 111)$ from the ideal VREF – 3/2 LSB after the unipolar offset error has been adjusted out.

Bipolar Zero Error (AD7862-10, ±10 V, AD7862-3, ±2.5 V)

This is the deviation of the midscale transition (all 1s to all 0s) from the ideal AGND – 1/2 LSB.

Unipolar Offset Error (AD7862-2, 0 V to 2.5 V)

This is the deviation of the first code transition $(00 \dots 000$ to $00 \dots 001)$ from the ideal AGND + 1/2 LSB.

Negative Full-Scale Error (AD7862-1, ±10 V; AD7862-3, ±2.5 V)

This is the deviation of the first code transition $(10 \dots 000 \text{ to } 10 \dots 001)$ from the ideal $-4 \times \text{VREF} + 1/2 \text{ LSB}$ (AD7862-10 $\pm 10 \text{ V}$ range) or -VREF + 1/2 LSB (AD7862-3, $\pm 2.5 \text{ V}$ range) after Bipolar Zero Error has been adjusted out.

Track/Hold Acquisition Time

Track/Hold acquisition time is the time required for the output of the track/hold amplifier to reach its final value, within $\pm 1/2$ LSB, after the end of conversion (the point at which the track/hold returns to track mode). It also applies to situations where a change in the selected input channel takes place or where there is a step input change on the input voltage applied to the selected $V_{AX/BX}$ input of the AD7862. It means that the user must wait for the duration of the track/hold acquisition time, after the end of conversion or after a channel change/step input change to $V_{AX/BX}$, before starting another conversion to ensure that the part operates to specification.

CONVERTER DETAILS

The AD7862 is a high speed, low power, dual 12-bit A/D converter that operates from a single +5 V supply. The part contains two 4 µs successive approximation ADCs, two track/ hold amplifiers, an internal +2.5 V reference and a high speed parallel interface. There are four analog inputs that are grouped into two channels (A & B) selected by the A0 input. Each channel has two inputs (V_{A1} & V_{A2} \text{ or } V_{B1} & V_{B2}) that can be sampled and converted simultaneously thus preserving the relative phase information of the signals on both analog inputs. The part accepts an analog input range of ± 10 V (AD7862-10), ±2.5 V (AD7862-3) and 0 V-2.5 V (AD7862-2). Overvoltage protection on the analog inputs for the part allows the input voltage to go to ± 17 V, ± 7 V or +7 V, respectively, without causing damage. The AD7862 has two operating modes, the high sampling mode and the auto sleep mode where the part automatically goes into sleep after the end of conversion. These modes are discussed in more detail in the Timing and Control Section.

Conversion is initiated on the AD7862 by pulsing the $\overline{\text{CONVST}}$ input. On the falling edge of $\overline{\text{CONVST}}$, both on-chip track/ holds are placed into hold simultaneously, and the conversion sequence is started on both channels. The conversion clock for the part is generated internally using a laser-trimmed clock oscillator circuit. The BUSY signal indicates the end of conversion, and at this time the conversion results for both channels are available to be read. The first read after a conversion accesses the result from V_{A1} or V_{B1} while the second read accesses the result from V_{A2} or V_{B2}, depending on whether the multiplexer select A0 is low or high, respectively. Data is read from the part via a 12-bit parallel data bus with standard $\overline{\text{CS}}$ and $\overline{\text{RD}}$ signals.

Conversion time for the AD7862 is 3.6 μ s in the high sampling mode (6 μ s for the auto sleep mode), and the track/hold acquisition time is 0.3 μ s. To obtain optimum performance from the part, the read operation should not occur during the conversion or during 300 ns prior to the next conversion. This allows the part to operate at throughput rates up to 250 kHz and achieve data sheet specifications.

Track/Hold Section

The track/hold amplifiers on the AD7862 allow the ADCs to accurately convert an input sine wave of full-scale amplitude to 12-bit accuracy. The input bandwidth of the track/hold is greater than the Nyquist rate of the ADC even when the ADC is operated at its maximum throughput rate of 250 kHz (i.e., the track/hold can handle input frequencies in excess of 125 kHz).

The track/hold amplifiers acquire input signals to 12-bit accuracy in less than 400 ns. The operation of the track/holds is essentially transparent to the user. The two track/hold amplifiers sample their respective input channels simultaneously on the falling edge of $\overline{\text{CONVST}}$. The aperture time for the track/holds (i.e., the delay time between the external $\overline{\text{CONVST}}$ signal and the track/hold actually going into hold) is typically 15 ns and, more importantly, is well matched across the two track/holds on one device and also well matched from device to device. This allows the relative phase information between different input channels to be accurately preserved. It also allows multiple AD7862s to sample more than two channels simultaneously. At the end of conversion, the part returns to its tracking mode. The acquisition time of the track/hold amplifiers begins at this point.

Reference Section

The AD7862 contains a single reference pin, labelled VREF, which either provides access to the part's own +2.5 V reference or to which an external +2.5 V reference can be connected to provide the reference source for the part. The part is specified with a +2.5 V reference voltage. Errors in the reference source will result in gain errors in the AD7862's transfer function and will add to the specified full-scale errors on the part. On the AD7862-10 and the AD7862-3, it will also result in an offset error injected in the attenuator stage.

The AD7862 contains an on-chip +2.5 V reference. To use this reference as the reference source for the AD7862, simply connect a 0.1 μ F disc ceramic capacitor from the VREF pin to AGND. The voltage that appears at this pin is internally buffered before being applied to the ADC. If this reference is required for use external to the AD7862, it should be buffered as the part has a FET switch in series with the reference output, resulting in a source impedance for this output of 3 k Ω nominal. The tolerance on the internal reference is ±10 mV at 25°C with a typical temperature coefficient of 25 ppm/°C and a maximum error over temperature of ±25 mV.

If the application requires a reference with a tighter tolerance or the AD7862 needs to be used with a system reference, the user has the option of connecting an external reference to this VREF pin. The external reference will effectively overdrive the internal reference and provide the reference source for the ADC. The reference input is buffered before being applied to the ADC with the maximum input current of $\pm 100 \ \mu$ A. Suitable reference sources for the AD7862 include the AD680, AD780 and REF43 precision +2.5 V references.

CIRCUIT DESCRIPTION

Analog Input Section

The AD7862 is offered as three part types; the AD7862-10, which handles a ± 10 V input voltage range; the AD7862-3, which handles input voltage range ± 2.5 V; and the AD7862-2, which handles a 0 V to ± 2.5 V input voltage range.




Figure 3. AD7862-10/-3 Analog Input Structure

Figure 3 shows the analog input section for the AD7862-10 and AD7862-3. The analog input range of the AD7862-10 is ± 10 V into an input resistance of typically 33 k Ω . The analog input range of the AD7862-3 is ± 2.5 V into an input resistance of typically 12 k Ω . This input is benign with no dynamic charging

currents, as the resistor stage is followed by a high input impedance stage of the track/hold amplifier. For the AD7862-10, R1 = 30 k Ω , R2 = 7.5 k Ω , and R3 = 10 k Ω . For the AD7862-3, R1 = R2 = 6.5 k Ω and R3 is open circuit.

For the AD7862-10 and AD7862-3, the designed code transitions occur on successive integer LSB values (i.e., 1 LSB, 2 LSBs, 3 LSBs...). Output coding is twos complement binary with 1 LSB = FS/4096. The ideal input/output transfer function for the AD7862-10 and AD7862-3 is shown in Table I.

Table I. Ideal Input/Output Code Table for the AD7862-10/-3

Analog Input ¹	Digital Output Code Transition
+FSR/2 – 1 LSB^2	011 110 to 011 111
+FSR/2 – 2 LSBs	011 101 to 011 110
+FSR/2 – 3 LSBs	011 100 to 011 101
GND + 1 LSB	000 000 to 000 001
GND	111 111 to 000 000
GND – 1 LSB	111 110 to 111 111
-FSR/2 + 3 LSBs	100 010 to 100 011
-FSR/2 + 2 LSBs	100 001 to 100 010
-FSR/2 + 1 LSB	100 000 to 100 001

NOTES

 $^1\mathrm{FSR}$ is full-scale range = 20 V (AD7862-10) and = 5 V (AD7862-3) with REF IN = +2.5 V.

 $^{2}1$ LSB = FSR/4096 = 4.883 mV (AD7862-10) and 1.22 mV (AD7862-3) with REF IN = +2.5 V.

The analog input section for the AD7862-2 contains no biasing resistors, and the $V_{AX/BX}$ pin drives the input to the multiplexer and track/hold amplifier circuitry directly. The analog input range is 0 V to +2.5 V into a high impedance stage with an input current of less than 500 nA. This input is benign with no dynamic charging currents. Once again, the designed code transitions occur on successive integer LSB values. Output coding is straight (natural) binary with 1 LSB = FS/4096 = 2.5 V/4096 = 0.61 mV. Table II shows the ideal input/output transfer function for the AD7862-2.

Table II. Ideal Input/Output Code Table for the AD7862-2

Analog Input ¹	Digital Output Code Transition
+FSR – 1 LSB ²	111 110 to 111 111
+FSR – 2 LSB	111 101 to 111 110
+FSR – 3 LSB	111 100 to 111 101
GND + 3 LSB	000 010 to 000 011
GND + 2 LSB	000 001 to 000 010
GND + 1 LSB	000 000 to 000 001


NOTES

 1 FSR is full-scale range and is 2.5 V for AD7862-2 with VREF = +2.5 V. 2 1 LSB = FSR/4096 and is 0.61 mV for AD7862-2 with VREF = +2.5 V.

OFFSET AND FULL-SCALE ADJUSTMENT

In most digital signal processing (DSP) applications, offset and full-scale errors have little or no effect on system performance. Offset error can always be eliminated in the analog domain by ac coupling. Full-scale error effect is linear and does not cause problems as long as the input signal is within the full dynamic range of the ADC. Invariably, some applications will require the input signal to span the full analog input dynamic range. In such applications, offset and full-scale error will have to be adjusted to zero.

Figure 4 shows a circuit that can be used to adjust the offset and full-scale errors on the AD7862 (V_{A1} on the AD7862-10 version is shown for example purposes only). Where adjustment is required, offset error must be adjusted before full-scale error. This is achieved by trimming the offset of the op amp driving the analog input of the AD7862 while the input voltage is a 1/2 LSB below analog ground. The trim procedure is as follows: apply a voltage of -2.44 mV (-1/2 LSB) at V_{A1} (see Figure 4) and adjust the op amp offset voltage until the ADC output code flickers between 1111 1111 1111 and 0000 0000 0000.



*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 4. Full-Scale Adjust Circuit

Gain error can be adjusted at either the first code transition (ADC negative full scale) or the last code transition (ADC positive full scale). The trim procedures for both cases are as follows:

Positive Full-Scale Adjust

Apply a voltage of +9.9927 V (FS/2 - 3/2 LSBs) at $V_{\rm A1}.\,$ Adjust R2 until the ADC output code flickers between 0111 1111 1110 and 0111 1111 1111.

Negative Full-Scale Adjust

Apply a voltage of –9.9976 V (–FS + 1/2 LSB) at $V_{\rm A1}$ and adjust R2 until the ADC output code flickers between 1000 0000 0000 and 1000 0000 0001.

An alternative scheme for adjusting full-scale error in systems that use an external reference is to adjust the voltage at the VREF pin until the full-scale error for any of the channels is adjusted out. The good full-scale matching of the channels will ensure small full-scale errors on the other channels.

TIMING AND CONTROL

Figure 5a shows the timing and control sequence required to obtain optimum performance (Mode 1) from the AD7862. In the sequence shown, a conversion is initiated on the falling edge of $\overline{\text{CONVST}}$. This places both track/holds into hold simultaneously, and new data from this conversion is available in the output register of the AD7862 3.6 µs later. The BUSY signal indicates the end of conversion, and at this time the conversion results for both inputs are available to be read. A second conversion is then initiated. If the multiplexer select A0 is low, the first and second read pulses after the first conversion accesses the result from channel A (V_{A1} and V_{A2} respectively). The third




Figure 5a. Mode 1 Timing Operation Diagram for High Sampling Performance

and fourth read pulses, after the second conversion and A0 high, access the result from Channel B (V_{B1} and V_{B2} respectively). A0's state can be changed any time after the $\overline{\text{CONVST}}$ goes high, i.e., track/holds into hold, and 400 ns prior to the next falling edge of $\overline{\text{CONVST}}$. Data is read from the part via a 12-bit parallel data bus with standard \overline{CS} and \overline{RD} signal, i.e., the read operation consists of a negative going pulse on the \overline{CS} pin combined with two negative going pulses on the \overline{RD} pin (while the $\overline{\text{CS}}$ is low), accessing the two 12-bit results. Once the read operation has taken place, a further 300 ns should be allowed before the next falling edge of CONVST to optimize the settling of the track/hold amplifier before the next conversion is initiated. With the internal clock frequency at its maximum (3.7 MHz-not accessible externally), the achievable throughput rate for the part is 3.6 µs (conversion time) plus 100 ns (read time) plus $0.3 \,\mu s$ (acquisition time). This results in a minimum throughput time of 4 µs (equivalent to a throughput rate of 250 kHz).

Read Options

Apart from the read operation described above and displayed in Figure 5a, other \overline{CS} and \overline{RD} combinations can result in different channels/inputs being read in different combinations. Suitable combinations are shown in Figures 5b through 5d.




Figure 5b. Read Option A




Figure 5c. Read Option B




Figure 5d. Read Option C

OPERATING MODES

Mode 1 Operation (High Sampling Performance)

The timing diagram in Figure 5a is for optimum performance in operating mode 1 where the falling edge of $\overrightarrow{\text{CONVST}}$ starts conversion and puts the track/hold amplifiers into their hold mode. This falling edge of $\overrightarrow{\text{CONVST}}$ also causes the BUSY signal to go high to indicate that a conversion is taking place. The BUSY signal goes low when the conversion is complete, which is 3.6 µs max after the falling edge of $\overrightarrow{\text{CONVST}}$, and new data from this conversion is available in the output latch of the AD7862. A read operation accesses this data. If the multiplexer select A0 is low, the first and second read pulses after the first conversion access the result from Channel A (V_{A1} and V_{A2})

respectively). The third and fourth read pulses, after the second conversion and A0 high, access the result from Channel B (V_{B1} and V_{B2} respectively). Data is read from the part via a 12-bit parallel data bus with standard \overline{CS} and \overline{RD} signals. This data read operation consists of negative going pulse on the \overline{CS} pin combined with a negative going pulse on the \overline{RD} pin; this repeated twice will access the two 12-bit results. For the fastest throughput rate (with an internal clock of 3.7 MHz), the read operation will take 100 ns. The read operation must be complete at least 300 ns before the falling edge of the next \overline{CONVST} , and this gives a total time of 4 µs for the full throughput time (equivalent to 250 kHz). This mode of operation should be used for high sampling applications.

Mode 2 Operation (Auto Sleep After Conversion)

The timing diagram in Figure 6 is for optimum performance in Operating Mode 2 where the part automatically goes into sleep mode once BUSY goes low after conversion and "wakes-up" before the next conversion takes place. This is achieved by keeping CONVST low at the end of the second conversion, whereas it was high at the end of the second conversion for Mode 1 operation. The operation shown in Figure 6 shows how to access data from both Channels A and B followed by the Auto Sleep mode. One can also setup the timing to access data from Channel A only or Channel B only (see Read Options section on previous page) and then go into Auto-Sleep mode. The rising edge of $\overline{\text{CONVST}}$ "wakes-up" the part. This wake-up time is 2.5 µs when using an external reference and 5 ms when using the internal reference at which point the Track/Hold amplifier's go into their hold mode, provided the CONVST has gone low. The conversion takes 3.6 µs after this, giving a total of 6 µs (external reference, 5.0035 ms for internal reference) from the rising edge of CONVST to the conversion being complete, which is indicated by the BUSY going low. Note that since the wake-up time from the rising edge of CONVST is 2.5 µs, if the CONVST pulse width is greater than $2.5 \,\mu s$, the conversion will take more than the 6 μ s (2.5 μ s wake-up time + 3.6 μ s conversion time) shown in the diagram from the rising edge of $\overline{\text{CONVST}}$. This is

because the track/hold amplifiers go into their hold mode on the falling edge of $\overrightarrow{\text{CONVST}}$, and the conversion will not be complete for a further 3.6 µs. In this case the BUSY will be the best indicator for when the conversion is complete. Even though the part is in sleep mode, data can still be read from the part. The read operation is identical to Mode 1 operation and must also be complete at least 300 ns before the falling edge of the next $\overrightarrow{\text{CONVST}}$ to allow the track/hold amplifiers to have enough time to settle. This mode is very useful when the part is converting at a slow rate, as the power consumption will be significantly reduced from that of Mode 1 operation.

DYNAMIC SPECIFICATIONS

The AD7862 is specified and 100% tested for dynamic performance specifications as well as traditional dc specifications such as Integral and Differential Nonlinearity. These ac specifications are required for the signal processing applications such as phased array sonar, adaptive filters and spectrum analysis. These applications require information on the ADC's effect on the spectral content of the input signal. Hence, the parameters for which the AD7862 is specified include SNR, harmonic distortion, intermodulation distortion and peak harmonics. These terms are discussed in more detail in the following sections.

Signal-to-Noise Ratio (SNR)

SNR is the measured signal-to-noise ratio at the output of the ADC. The signal is the rms magnitude of the fundamental. Noise is the rms sum of all the nonfundamental signals up to half the sampling frequency ($f_s/2$) excluding dc. SNR is dependent upon the number of quantization levels used in the digitization process; the more levels, the smaller the quantization noise. The theoretical signal to noise ratio for a sine wave input is given by

$$SNR = (6.02N + 1.76) dB$$
 (1)

where
$$N$$
 is the number of bits.

Thus for an ideal 12-bit converter, SNR = 74 dB.




Figure 6. Mode 2 Timing Where Automatic Sleep Function Is Initiated

Figure 7 shows a histogram plot for 8192 conversions of a dc input using the AD7862 with 5 V supply. The analog input was set at the center of a code transition. It can be seen that all the codes appear in the one output bin indicating very good noise performance from the ADC.




Figure 7. Histogram of 8192 Conversions of a DC Input

The same data is presented in Figure 8 as in Figure 7 except that in this case the output data read for the device occurs during conversion. This has the effect of injecting noise onto the die while bit decisions are being made and this increases the noise generated by the AD7862. The histogram plot for 8192 conversions of the same dc input now shows a larger spread of codes. This effect will vary depending on where the serial clock edges appear with respect to the bit trials of the conversion process. It is possible to achieve the same level of performance when reading during conversion as when reading after conversion depending on the relationship of the serial clock edges to the bit trial points.

The output spectrum from the ADC is evaluated by applying a sine wave signal of very low distortion to the $V_{AX/BX}$ input that is sampled at a 245.76 kHz sampling rate. A Fast Fourier Transform (FFT) plot is generated from which the SNR data can be obtained. Figure 9 shows a typical 2048 point FFT plot of the AD7862 with an input signal of 10 kHz and a sampling frequency of 245.76 kHz. The SNR obtained from this graph is 72.95 dB. It should be noted that the harmonics are taken into account when calculating the SNR.




Figure 8. Histogram of the 8192 Conversions with Read During Conversion




Figure 9. AD7862 FFT Plot

Effective Number of Bits

The formula given in Equation 1 relates the SNR to the number of bits. Rewriting the formula, as in Equation 2, it is possible to get a measure of performance expressed in effective number of bits (N).

$$N = \frac{SNR - 1.76}{6.02}$$
(2)

The effective number of bits for a device can be calculated directly from its measured SNR.

Figure 10 shows a typical plot of effective number of bits versus frequency for an AD7862BN with a sampling frequency of 245.76 kHz. The effective number of bits typically falls between 11.6 and 10.6 corresponding to SNR figures of 71.59 dB and 65.57 dB.




Figure 10. Effective Numbers of Bits vs. Frequency

Total Harmonic Distortion (THD)

Total Harmonic Distortion (THD) is the ratio of the rms sum of harmonics to the rms value of the fundamental. For the AD7862, THD is defined as

$$THD(dB) = 20 \log \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2}}{V_1}$$

where V_1 is the rms amplitude of the fundamental and V_2 , V_3 , V_4 and V_5 are the rms amplitudes of the second through the sixth harmonic. The THD is also derived from the FFT plot of the ADC output spectrum.

Intermodulation Distortion

With inputs consisting of sine waves at two frequencies, fa and fb, any active device with nonlinearities will create distortion products at sum and difference frequencies of mfa \pm nfb where m, n = 0, 1, 2, 3 . . ., etc. Intermodulation terms are those for which neither m or n are equal to zero. For example, the second order terms include (fa + fb) and (fa - fb) while the third order terms include (2 fa + fb), (2 fa - fb), (fa + 2 fb) and (fa - 2 fb).

Using the CCIF standard where two input frequencies near the top end of the input bandwidth are used, the second and third order terms are of different significance. The second order terms are usually distanced in frequency from the original sine waves while the third order terms are usually at a frequency close to the input frequencies. As a result, the second and third order terms are specified separately. The calculation of the intermodulation distortion is as per the THD specification where it is the ratio of the rms sum of the individual distortion products to the rms amplitude of the fundamental expressed in dBs. In this case the input consists of two, equal amplitude, low distortion sine waves. Figure 11 shows a typical IMD plot for the AD7862.




Figure 11. AD7862 IMD Plot

Peak Harmonic or Spurious Noise

Harmonic or spurious noise is defined as the ratio of the rms value of the next largest component in the ADC output spectrum (up to $f_S/2$ and excluding dc) to the rms value of the fundamental. Normally, the value of this specification will be determined by the largest harmonic in the spectrum, but for parts where the harmonics are buried in the noise floor, the peak will be a noise peak.

AC Linearity Plot

When a sine wave of specified frequency is applied to the V_{IN} input of the AD7862, and several million samples are taken, a histogram showing the frequency of occurrence of each of the 4096 ADC codes can be generated. From this histogram data, it is possible to generate an ac integral linearity plot as shown in Figure 12. This shows very good integral linearity performance from the AD7862 at an input frequency of 10 kHz. The absence of large spikes in the plot shows good differential linearity. Simplified versions of the formulas used are outlined below.

$$INL(i) = \left[\frac{\left(V(i) - V(o) \times 4096\right)}{V(f_S) - V(o)}\right] - i$$

where INL(i) is the integral linearity at code i. $V(f_S)$ and V(o) are the estimated full-scale and offset transitions, and V(i) is the estimated transition for the ith code.

V(i), the estimated code transition point is derived as follows:

$$V(i) = -A \times Cos\left[\frac{\pi \times cum(i)}{N}\right]$$

where A is the peak signal amplitude, N is the number of histogram samples




Figure 12. AD7862 AC INL Plot

Power Considerations

In the automatic power-down mode the part may be operated at a sample rate that is considerably less than 200 kHz. In this case, the power consumption will be reduced and will depend on the sample rate. Figure 13 shows a graph of the power consumption versus sampling rates from 100 Hz to 90 kHz in the automatic power-down mode. The conditions are 5 V supply 25°C, and the data was read after conversion.




Figure 13. Power vs. Sample Rate in Auto Power-Down Mode

MICROPROCESSOR INTERFACING

The AD7862 high speed bus timing allows direct interfacing to DSP processors as well as modern 16-bit microprocessors. Suitable microprocessor interfaces are shown in Figures 14 through 18.

AD7862-ADSP-2100 Interface

Figure 14 shows an interface between the AD7862 and the ADSP-2100. The CONVST signal can be supplied from the ADSP-2100 or from an external source. The AD7862 BUSY line provides an interrupt to the ADSP-2100 when conversion is completed on all four channels. The four conversion results can then be read from the AD7862 using four successive reads to the same memory address. The following instruction reads one of the four results (this instruction is repeated four times to read all four results in sequence):

MR0 = DM(ADC)

where *MR0* is the ADSP-2100 MR0 register, and *ADC* is the AD7862 address.




Figure 14. AD7862–ADSP-2100 Interface

AD7862-ADSP-2101/ADSP-2102 INTERFACE

The interface outlined in Figure 14 also forms the basis for an interface between the AD7862 and the ADSP-2101/ADSP-2102. The READ line of the ADSP-2101/ADSP-2102 is labeled $\overline{\text{RD}}$. In this interface, the $\overline{\text{RD}}$ pulse width of the processor can be programmed using the Data Memory Wait State Control Register. The instruction used to read one of the four results is outlined for the ADSP-2100.

AD7862-TMS32010 Interface

An interface between the AD7862 and the TMS32010 is shown in Figure 15. Once again, the $\overline{\text{CONVST}}$ signal can be supplied from the TMS32010 or from an external source, and the TMS32010 is interrupted when both conversions have been completed. The following instruction is used to read the conversion results from the AD7862:

IN D,ADC

where D is Data Memory address, and ADC is the AD7862 address.




Figure 15. AD7862–TMS32010 Interface

AD7862-TMS320C25 Interface

Figure 16 shows an interface between the AD7862 and the TMS320C25. As with the two previous interfaces, conversion can be initiated from the TMS320C25 or from an external source, and the processor is interrupted when the conversion sequence is completed. The TMS320C25 does not have a separate $\overline{\text{RD}}$ output to drive the AD7862 $\overline{\text{RD}}$ input directly. This has to be generated from the processor STRB and $\overline{\text{RW}}$ outputs with the addition of some logic gates. The $\overline{\text{RD}}$ signal is OR-gated with the MSC signal to provide the one WAIT state required in the read cycle for correct interface timing. Conversion results are read from the AD7862 using the following instruction:

IN D,ADC

where D is Data Memory address and ADC is the AD7862 address.




Figure 16. AD7862–TMS320C25 Interface

Some applications may require that the conversion be initiated by the microprocessor rather than an external timer. One option is to decode the AD7862 $\overline{\text{CONVST}}$ from the address bus so that a write operation starts a conversion. Data is read at the end of the conversion sequence as before. Figure 18 shows an example of initiating conversion using this method. Note that for all interfaces, it is preferred that a read operation not be attempted during conversion.

AD7862-MC68000 Interface

An interface between the AD7862 and the MC68000 is shown in Figure 17. As before, conversion can be supplied from the MC68000 or from an external source. The AD7862 BUSY line can be used to interrupt the processor or, alternatively, software delays can ensure that conversion has been completed before a read to the AD7862 is attempted. Because of the nature of its interrupts, the 68000 requires additional logic (not shown in Figure 18) to allow it to be interrupted correctly. For further information on 68000 interrupts, consult the 68000 user's manual.

The MC68000 \overline{AS} and \overline{RW} outputs are used to generate a separate \overline{RD} input signal for the AD7862. \overline{CS} is used to drive the 68000 DTACK input to allow the processor to execute a normal read operation to the AD7862. The conversion results are read using the following 68000 instruction:

MOVE.W ADC,D0

where D0 is the 68000 D0 register, and ADC is the AD7862 address.




Figure 17. AD7862–MC68000 Interface

AD7862-80C196 Interface

Figure 18 shows an interface between the AD7862 and the 80C196 microprocessor. Here, the microprocessor initiates conversion. This is achieved by gating the $80C196 \overline{WR}$ signal with a decoded address output (different to the AD7862 \overline{CS} address). The AD7862 BUSY line is used to interrupt the microprocessor when the conversion sequence is completed.




Figure 18. AD7862–8086 Interface

Vector Motor Control

The current drawn by a motor can be split into two components: one produces torque, and the other produces magnetic flux. For optimal performance of the motor, these two components should be controlled independently. In conventional methods of controlling a three-phase motor, the current (or voltage) supplied to the motor and the frequency of the drive are the basic control variables; however, both the torque and flux are functions of current (or voltage) and frequency. This coupling effect can reduce the performance of the motor because, if the torque is increased by increasing the frequency, for example, the flux tends to decrease.

Vector control of an ac motor involves controlling phase in addition to drive and current frequency. Controlling the phase of the motor requires feedback information on the position of the rotor relative to the rotating magnetic field in the motor. Using this information, a vector controller mathematically transforms the three phase drive currents into separate torque and flux components. The AD7862, with its four-channel simultaneous sampling capability, is ideally suited for use in vector motor control applications.

A block diagram of a vector motor control application using the AD7862 is shown in Figure 19. The position of the field is derived by determining the current in each phase of the motor. Only two phase currents need to be measured because the third can be calculated if two phases are known. V_{A1} and V_{A2} of the AD7862 are used to digitize this information.

Simultaneous sampling is critical to maintain the relative phase information between the two channels. A current sensing isolation amplifier, transformer or Hall effect sensor is used between the motor and the AD7862. Rotor information is obtained by measuring the voltage from two of the inputs to the motor. V_{B1} and V_{B2} of the AD7862 are used to obtain this information. Once again, the relative phase of the two channels is important. A DSP microprocessor is used to perform the mathematical transformations and control loop calculations on the information fed back by the AD7862.




Figure 19. Vector Motor Control Using the AD7862

MULTIPLE AD7862S

Figure 20 shows a system where a number of AD7862s can be configured to handle multiple input channels. This type of configuration is common in applications such as sonar, radar, etc. The AD7862 is specified with typical limits on aperture delay. This means that the user knows the difference in the sampling instant between all channels. This allows the user to maintain relative phase information between the different channels.

A common read signal from the microprocessor drives the RD input of all AD7862s. Each AD7862 is designated a unique address selected by the address decoder. The reference output

of AD7862 number 1 is used to drive the reference input of all other AD7862s in the circuit shown in Figure 20. One VREF pin can drive several AD7862 REF IN pins. Alternatively, an external or system reference can be used to drive all VREF inputs. A common reference ensures good full-scale tracking between all channels.




Figure 20. Multiple AD7862s in Multichannel System

20

0.200 (5.05) 0.022 (0.558)

0.125 (3.18) 0.014 (0.356)

‡∥∥

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

28-Pin Plastic DIP (N-28)

15

0.580 (14.73) 0.485 (12.32)

0.060 (1.52)

0.015 (0.38)

SEATING

PLANE

¥

0.150 (3.81) - MIN

0.100 (2.54)

BSC

(1.77) MAX


0.625 (15.87) 0.600 (15.24)


0.015 (0.381)

0.008 (0.204)


1.565 (39.70)

1.380 (35.10)





28-Pin Cerdip (Q-28)



28-Pin Shrink Small Outline Package (RS-28)

